I. INTRODUCTION AND BACKGROUND
While increasing resources are devoted to implementing low skew and low jitter clocks in modern microprocessors, there are few ways to measure jitter. Skew can be measured by such methods as e-beam and photonic emission, but because both average thousands of edges, neither method is suitable for resolving cycle-by-cycle clock jitter. The circuit and method presented here were developed to measure jitter between clock domains, but apply directly to measuring the timing of any signal relative to a reference.
Given enough time, the output of an arbiter, or synchronizer, will settle to either a logic '1' or '0'. The output, y , is not deterministic; y(t) = 1 if and only if t > to, + t,, where t is the time difference between the two inputs, to, is the input-referred time offset due to mismatch and t, is noise with standard deviation U [l] , [2] . The strong sensitivity of y to t near t = t,, makes the arbiter useful for precise time measurement.
TIME-TO-DIGITAL CONVERTER
A flash converter is characterized by its comparison thresholds, collectively labeled x. In a flash Time-Digital Converter (TDC), the 2 are offset times to which the input t is compared. x could be set by a delay vernier, as in Fig. 1 (cf the resistor-string in a flash ADC). D would be either explicit delays, or differences in to, of the arbiters. Variation of to, -the standard deviation is about 15ps in 0.35pm CMOS -adds directly to x and thus limits the precision. Fig. 2 .a shows a plot of ideal x for an 8-level converter; Fig. 2 .b shows the actual positions of the x with normally distributed to,.
Fortunately, it is possible to measure the arbiter offsets and thus calibrate a TDC very accurately; given enough arbiters, the precision is limited by calibration, not by manufacturing tolerances. The precision limit for a fixed-size converter is achieved by removing the explicit vernier delays entirely; xi = tos,i will suffice to distribute x. Fig. 2 and precise measurements of x . Note that both indirect methods are completely insensitive to input jitter. In this way an array of arbiters can be calibrated to much higher precision than their manufacturing tolerances without the use of precise input clocks.
IV. CIRCUIT AND RESULTS
The circuit is a direct copy of a flash analog to digital converter (ADC) structure, with comparators replaced by arbiters as shown in Fig. 1 . A symmetric CMOS arbiter is shown in Fig. 3 . For the test chip, 64 such arbiters were connected in parallel to two test inputs, and their outputs individually recorded. Fig. 4 shows x for one test chip measured directly. As expected, process variations distribute the x over a range of approximately 50 picoseconds. A plot of x calculated by numerically inverting Eq. 8 for measured data vs. x measured directly is shown in Fig. 5 . The fit is perfect to within the tolerances of the measurement equipment; clearly, calibration by random signals is viable. Best fit U is 0.35 picoseconds, which corresponds to an arbiter aperature of x Ips, consistent with a previously reported simulated value of lops in a 3pm CMOS process. Nonuniform spacing of the arbiter thresholds limits resolution of this TDC to 2ps over the range [-15ps,15ps] . 
DERIVATION
Consider two arbiters with tl = xl + tnl and t2 = xZ + tnz.
tl and t2 are the instantaneous switching thresholds of the arbiters, so 
